Orthogonal blocking arrangements for 24-run and 28-run two-level designs
نویسندگان
چکیده
منابع مشابه
Compilation tools for run-time reconfigurable designs
This paper describes a framework and tools for automating the production of designs which can be partially recon gured at run time. The tools include: (i) a partial evaluator, which produces con guration les for a given design, where the number of con gurations can be minimised by a process known as compile-time sequencing; (ii) an incremental con guration calculator, which takes the output of ...
متن کاملOptimal Foldover Plans for Two-Level Nonregular Orthogonal Designs
This article considers optimal foldover plans for nonregular designs. By using the indicator function, we de ne words with fractional lengths. The extended word-length pattern is then used to select among nonregular foldover designs. Some general properties of foldover designs are obtained using the indicator function. We prove that the full-foldover plan that reverses the signs of all factors...
متن کاملRun-time compaction of FPGA designs
Controllers for dynamically recon gurable FPGAs that are capable of supporting multiple independent tasks simultaneously need to be able to place designs at run time when the sequence or geometry of designs is not known in advance As tasks arrive and depart the avail able cells become fragmented thereby reducing the controller s ability to place new tasks The response times of tasks and the uti...
متن کاملOptimal Semifoldover Plans for Two-Level Orthogonal Designs
Foldover is a widely used procedure for selecting follow-up experimental runs. As foldover designs require twice as many runs as the initial design, they can be inefficient if the number of effects to be dealiased is smaller than the size of the original experiment. Semifolding refers to adding half of a foldover fraction and is a technique that has been investigated in recent literature for re...
متن کاملAutomating Production of Run-Time Reconfigurable Designs
This paper describes a method that automates a key step in producing run-time recon gurable designs: the identi cation and mapping of recongurable regions. In this method, two successive circuit con gurations are matched to locate the components common to them, so that recon guration time can be minimized. The circuit congurations are represented as a weighted bipartite graph, to which an e cie...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Quality Technology
سال: 2019
ISSN: 0022-4065,2575-6230
DOI: 10.1080/00224065.2019.1569955